Introduction to Performance Analysis and Modeling

(Viewpoint from Computer Engineering)

薛巍 (Wei XUE) 清华大学计算机科学与技术系 xuewei@tsinghua.edu.cn



	薛巍(Wei XUE)
Employer	清华计算机系高性能计算研究所
Phone	13910010177
Email	xuewei@tsinghua.edu.cn
Research Interests	High Performance Computing, Scientific Computing, HPC+AI

1/1/



1. Motivation

- 2. Performance Analysis of Parallel Programs
- 3. Performance Modeling of Parallel Programs



• Parallel computing is general purpose technology now



Question: how well do we use parallel computing systems and how can we do better?



• Processors become more and more complicated





ache

ALU Sched ALU Sched Ld/St Sched

> Ld/St Buffers





More about Node architecture: <u>https://queue.acm.org/detail.cfm?id=2513149&ref=qnh</u> More about PCIE: <u>https://arstechnica.com/features/2004/07/pcie/</u>





Challenge of Performance Engineering



dgemm("N", "N", 50, 5







RSC TIME



From Torsten Heofler, 2019





There's plenty of room at the Top: What will drive computer performance after Moore's law? Science, 2020.6





2. Performance Analysis of Parallel Programs

3. Performance Modeling of Parallel Programs

Questions for Performance



- How can we tell if a program is performing well? Or isn't? What is "good"?
- If performance is not "good," can we identify the causes?
- What can we do for optimizations? (Not for Today)

Is Your Code Performing Well?

- No single answer, but
 - Does it scale well?
 - Is MPI time <20% of total run time?
 - Is I/O time <10% of total run time?
 - Is it load balanced?
 - If GPU code, does GPU+Processor perform better than 2 Processors?
- **"Theoretical" CPU performance vs. "Real World" performance** in a highly parallel environment
 - Cache-based x86 processors: >10% of theoretical is pretty good
 - GPUs, Xeon Phi: >few% in today's real full HPC applications pretty good?
 - Time-to-solution vs. sustained flops



Topic 1: Principles of Parallel Computing

Parallel Machines and Programming



• These are the natural "abstract" machine models

Abstraction of Parallel Programs



Principles of Parallel Computing

- All of these machines and implementations rely on dividing up work into parts that are:
 - Mostly independent (little synchronization)
 - About same size (load balanced)
 - Have good locality (little communication)

Writing (fast) parallel programs is not easy

- All about performance (speed, efficiency, scale ...)
- Hardware and software co-design

Principles of Parallel Computing (details)

- Finding enough parallelism (Amdahl's Law)
- Locality moving data costs more than arithmetic
- Load balance don't want 1K processors to wait for one slow one
- Coordination and synchronization sharing data safely
- Granularity how big should each parallel task be
- Performance modeling/debugging/tuning

"Automatic" Parallelism in Modern Machines

- Bit level parallelism
 - within floating point operations, etc.
- Instruction level parallelism (ILP)
 - multiple instructions execute per clock cycle
- Memory system parallelism
 - overlap of memory operations with computation
- OS parallelism
 - multiple jobs run in parallel on commodity SMPs

Limits to all of these -- for very high performance, need user to identify, schedule and coordinate parallel tasks

Finding Enough Parallelism

- Suppose only part of an application seems parallel
- Amdahl's law
 - let s be the fraction of work done sequentially, so (1-s) is fraction parallelizable
 - P = number of processors

Speedup(P) = Time(1)/Time(P) <= 1/(s + (1-s)/P) <= 1/s

• Even if the parallel part speeds up perfectly performance is limited by the sequential part

Locality and Parallelism



- Large memories are slow, fast memories are small
- Storage hierarchies are large and fast <u>on average</u>
- Parallel processors, collectively, have large, fast cache
- NUMA architecture
- Algorithm should do most work on local data

Processor-DRAM Gap (latency)

Goal: find algorithms that minimize communication, not necessarily arithmetic



Load Imbalance

- Load imbalance is the time that some processors in the system are idle due to
 - insufficient parallelism (during that phase)
 - unequal size tasks
- Examples of the latter
 - adapting to "interesting parts of a domain"
 - tree-structured computations
 - fundamentally unstructured problems
- Algorithm needs to balance load
 - Sometimes can determine work load, divide up evenly, before starting
 - "Static Load Balancing"
 - Sometimes work load changes dynamically, need to rebalance dynamically
 - "Dynamic Load Balancing"



Overhead of Parallelism

- Given enough parallel work, this is the biggest barrier to get desired performance
- Parallelism overheads include:
 - cost of starting threads or processes
 - cost of communicating shared data
 - cost of synchronization
 - extra (redundant) computation

A list of <u>numbers</u> every programmer should know (Jeff Dean, google)

L1 cache reference	0	.5 ns
Branch mispredict	5	ns
L2 cache reference	7	ns
Mutex lock/unlock	25	ns
Main memory reference	100	ns
Compress 1K bytes with Zippy	3,000	ns
Send 2K bytes over 1 Gbps network	20,000	ns
Read 1 MB sequentially from memory	250,000	ns
Round trip within same datacenter	500,000	ns
Disk seek	10,000,000	ns
Read 1 MB sequentially from disk	20,000,000	ns
Send packet CA->Netherlands->CA	150,000,000	ns

Lock overhead

Ticket Lock vs. Queued Lock (16-240 Threads, No Load)



- Ticket spinlock is the spinlock implementation used in the Linux kernel prior to 4.2. A lock waiter gets a ticket
 number and spin on the lock cacheline until it sees its ticket number. By then, it becomes the lock owner and enters
 the critical section.
- Queued spinlock is the new spinlock implementation used in 4.2 Linux kernel and beyond. A lock waiter goes into a
 queue and spins in its own cacheline until it becomes the queue head. By then, it can spin on the lock cacheline and
 attempt to get the lock.

Redundant computation



Granularity

- Each of these overhead mentioned can be in the range of milliseconds (=millions of flops) on some systems
- Tradeoff: Algorithm needs **sufficiently large units of work** to run fast in parallel (i.e. large granularity), but **not so large** that there is not enough parallel work

Principles of Parallel Computing

- Finding enough parallelism (Amdahl's Law)
- Locality moving data costs more than arithmetic
- Load balance don't want 1K processors to wait for one slow one
- Coordination and synchronization sharing data safely
- Granularity how big should each parallel task be
- Performance modeling/debugging/tuning



All of these things makes parallel programming even harder than sequential programming.



Topic 2: Method and Tools of performance analysis

how to benchmarking? How to collect performance data? How to analyze the data?

Performance Analysis of Parallel Programs

- **Correctly** and **comprehensively** diagnose performance behaviors of parallel programs, to support effective optimizations
 - Experiment design and implementation, have to care
 - Representative of samples
 - External constrains on the viewpoint of system level
 - Correctness check
 - Scientific benchmarking of Parallel Computing Systems
 - Methods for Performance analysis
 - Speedup, efficiency
 - Amdahl and Gustafson laws, critical path
 - Performance data collection
 - **Profiling**: statistics of program performance behaviors, such as time of functions
 - Subroutine profiling vs. PMU sampling
 - **Tracing**: records of most of the events happened, such as sequence of memory access and instructions
 - Performance tools

Mostly used profiling: Timing of Parallel Program

Timers

- Linux: rdtsc (cycle precision) /gettimeofday(us) / clock_getres, clock_gettime(ns)
- Windows: __rdtsc (cycle precision) / QueryPerformanceFrequency / QueryPerformanceCounter
- Intel Timer Utility: <u>https://software.intel.com/en-us/code-samples/intel-c-compiler/utilities/Timer-Utility</u>
- MPI_Wtime/MPI_Wtick
- Timing of Parallel Programs
 - 1. Barrier
 - 2. Start Timer
 - 3. Run Program
 - 4. End Timer
 - 5. Max(EndTime[i]-StartTime[i])

Hardware performance monitoring unit (PMU)

- Most processors nowadays have special, on-chip hardware that monitors micro architectural events
 - Core: instructions retired, elapsed core clock ticks, core frequency including Intel® Turbo boost technology, L2 cache hits and misses, L3 cache misses and hits (including or excluding snoops).
 - Uncore: read bytes from memory controller(s), bytes written to memory controller(s), data traffic transferred by the Intel® QuickPath Interconnect links.
- It is a subsystem on the processor which helps in analyzing how an application or operating systems are performing on the processor.
- The Performance Monitoring Events can be broadly categorized in two types
 - Hardware: CPU-Cycles, Instructions, SIMD Instructions, Cache References, Memory Access, Stalls, TLB miss
 - Software: Page Fault, Context Switch, etc

Hardware performance monitoring unit (PMU)

• PMU consists of two components:

Performance Event Select Registers

Configuration registers to control what events to be monitored and how to monitor.

Event Counters (both configurable and fix ones)

The registers which actually count the number of events based on the event select register's configuration.

• For monitoring an event a counter is paired with an event select register.

Sampling of PMU

- Periodically interrupt the processor to obtain execution status and context
 - Periodic sampling
 - OS Timer Services (RTC), Every N Processor Clockticks
 - Event Based Sampling (EBS).
 - Specific processor events, such as L2 Cache Misses, Branch Mispredictions, Floating-point instructions retired.
- Manual sampling

```
PCM * m = PCM::getInstance();
1
 2
    // program counters, and on a failure just exit
3
    if (m->program() != PCM::Success) return;
5
6
    SystemCounterState before_sstate = getSystemCounterState();
7
8
          [run your code here]
9
10
    SystemCounterState after_sstate = getSystemCounterState();
11
12
    cout << "Instructions per clock:" << getIPC(before_sstate,after_sstate)</pre>
13
    "L3 cache hit ratio:" << getL3CacheHitRatio(before sstate,after sstate)
14
    "Bytes read:" << getBytesReadFromMC(before sstate,after sstate)
15
     [and so on]...
16
```

Advantages of PMU sampling

- No code modification and no libraries to link
 - May need to add compiler option (-g) to get the program call-stack information
- System level Sampling
 - Not only your program is sampled, but all the programs are scheduled to run on the same processor/core are sampled
- Low overhead and high accuracy (when your program/function takes long time enough)

Hotspot Analysis (热点分析) with PMU

- <u>Where in an application/system where there is</u> a <u>significant</u> amount of <u>activity</u>
 - <u>Where</u> = Memory Address => OS Process => OS Thread => Executable or module => Function => Lines of code
 - <u>Significant</u> = 如果相关活动并不频繁发生,就可能对系统性能不会造成太大影响
 - <u>Activity</u> = 花费的时间或者其它处理器内部事件
 - Cache misses, Branch mispredictions, Floating-point instructions retired, Partial register stalls, etc.
- From hotspots to bottleneck
Performance Analysis of Parallel Programs

- Correctly and comprehensively diagnose performance behaviors of parallel programs, to support effective optimizations
 - Experiment design and implementation, have to care
 - Representative of samples
 - External constrains on the viewpoint of system level
 - Correctness check
 - Scientific benchmarking of Parallel Computing Systems
 - Methods for Performance analysis
 - Speedup, efficiency
 - Amdahl law, Gustafson laws, and critical path analysis
 - Performance data collection
 - Profiling: statistics of program performance behaviors, such as time of functions
 - Subroutine profiling vs. PMU sampling
 - Tracing: records of most of the events happened, such as sequence of memory access and instructions
 - Performance tools

Speedup

- The *speedup* of a parallel application is
 Speedup(p) = Time(1)/Time(p)
- Where
 - Time(1) = execution time for a single processor and
 - Time(p) = execution time using p parallel processors
- If Speedup(p) = p we have *perfect speedup* (also called *linear scaling*)
- As defined, speedup compares an application with itself on one and on p processors, but it is more useful to compare

• The execution time of the best serial application on 1 processor versus

• The execution time of best parallel algorithm on p processors

Question: can we find "*superlinear*" speedup, that is Speedup(p) > p ?

- Choosing a bad "baseline" for T(1)
 - Old serial code has not been updated with optimizations
 - Avoid this, and always specify what your baseline is
- Shrinking the problem size per processor
 - May allow it to fit in small fast memory (cache)
- Application is not deterministic
 - Amount of work varies depending on execution order
 - Search algorithms have this characteristic

Efficiency

- The *parallel efficiency* of an application is defined as Efficiency(p) = Speedup(p)/p
 - Efficiency(p) <= 1
 - For perfect speedup Efficiency (p) = 1
- We will rarely have perfect speedup.
 - Lack of perfect parallelism in the application or algorithm
 - Imperfect load balancing (some processors have more work)
 - Cost of communication
 - Cost of contention for resources, e.g., memory bus, I/O
 - Synchronization time
- Understanding why an application is not scaling linearly will help finding ways improving the applications performance on parallel computers.

• Describes the upper bound of parallel execution speedup



Serial code limits speedup

Amdahl law



Gustafson law

• Use more computing resources (processors/nodes) to solve larger problem

$$S' = \frac{W_S + p W p}{W_S + p \cdot W p' p} = \frac{W_S + p W p}{W_S + W_P}$$
$$S' = f + p (1-f) = p + f (1-p) = p - f (p1-)$$

If parallel overhead W_o

$$S' = \frac{W_S + p W_P}{W_S + W_P + W_O} = \frac{f + p(1 - f)}{1 + W_O/W}$$

Gustafson Law



Critical Path

- Parallel applications contain multiple execution flows
- A new flow is created when a thread/process is created or resumes
- Flow ends when a thread/process terminates or blocks on a synchronization primitive



The critical path is the longest execution flow

Performance Analysis of Parallel Programs

- Correctly and comprehensively diagnose performance behaviors of parallel programs, to support effective optimizations
 - Experiment design and implementation, have to care
 - Representative of samples
 - External constrains on the viewpoint of system level
 - Correctness check
 - Scientific benchmarking of Parallel Computing Systems
 - Methods for Performance analysis
 - Speedup, efficiency
 - Amdahl law, Gustafson laws, and critical path analysis
 - Performance data collection
 - Profiling: statistics of program performance behaviors, such as time of functions
 - Subroutine profiling vs. PMU sampling
 - Tracing: records of most of the events happened, such as sequence of memory access and instructions
 - Performance tools

Performance may be changing



- What is the real performance of point-topoint communication on this supercomputer?
 - 1.77us?



~1.77us

TH, Belli: Scientific Benchmarking of Parallel Computing Systems, IEEE/ACM SC15

Performance may be changing



- How to report performance results of point-to-point communication
 - Normal distribution?
 - confidence interval?



~1.77us

TH, Belli: Scientific Benchmarking of Parallel Computing Systems, IEEE/ACM SC15

Performance analysis in contended system





S. Di Girolamo, TH: http://spcl.inf.ethz.ch/Research/Performance/LibLSB/

Scientific benchmarking of parallel computing systems



niques and simple guidelines for experimental design in parallel computing and codify them in a portable benchmarking library. We aim to improve the standards of reporting research results and initiate a discussion in the HPC field. A wide adoption of our minimal set of rules will lead to better interpretability of performance results and improve the scientific culture in HPC.

Categories and Subject Descriptors

D.2.8 [Software Engineering]: Metrics-complexity measures, performance measures

Keywords

Benchmarking, parallel computing, statistics, data analysis

1. INTRODUCTION

configurations changes regularly. We introduce the notion of interpretability, which is weaker than reproducibility. We call an experiment interpretable if it provides enough information to allow scientists to understand the experiment, draw own conclusions, assess their certainty, and possibly generalize results. In other words, interpretable experiments support sound conclusions and convey precise information among scientists. Obviously, every scientific paper should be interpretable; unfortunately, many are not.

zation

he

if

For example, reporting that an High-Performance Linpack (HPL) run on 64 nodes (N=314k) of the Piz Daint system during normal operation (cf. Section 4.1.2) achieved 77.38 Tflop/s is hard to interpret. If we add that the theoretical peak is 94.5 Tflop/s, it becomes clearer, the benchmark achieves 81.8% of peak performance. But is this true for every run or a typical run? Figure 1





HPC Performance Tools

- Instrumenting
 - Insert hooks into program to record and time events
- Sampling
 - Regularly interrupt the program and record where it is
 - Build up a statistical profile
 - Use Hardware Event Counters (PMUs)



Tools are Hierarchical



printf is the most used and easy-use tool



Where is my application...



- Focus tuning on functions taking time
- See call stacks
- See time on source
- Windows & Linux
- Low overhead

LineMEM_LOAD...
LLC_MISS475float rx, ry, rz =476float param1 = (AP477float param2 = (AP478bool neg = (rz < 0</td>

Wasting Time?

- See cache misses on your source
- See functions sorted by # of cache misses

Waiting Too Long?

Wait Time 🕶								
	Idle Poor Ok Ideal							
17	176.504s							18,277
8	84.681s						5,499	
8	84.6125							5,489

- See locks by wait time
- Red/Green for CPU utilization during wait

We improved the performance of the latest run 3 fold. We wouldn't have found the problem without comothing.

https://software.intel.com/en-us/vtune <mark>https://software.intel.com/en-us/vtune/features/single-threaded</mark>

✓ 热点分析

✓ 并行度分析

Find Hotspots

 Identifying code that uses a lot of processor time is often the first step in single-threaded optimization. Hotspot analysis gives you a list of functions sorted by the amount of time they consume. Optimizing the longest running functions provide you with the biggest performance gain.

Grouping:	Function / Call Stack							+•	×	
			CPU Time+					* 🖉 🔺		
Function / Call Stack		Effective Time by Utilization					Spin	Overhead	d	
		🔲 Idle	Poor	📙 Ok	Ideal	Over	Time	Time		
🗄 FireObjec	ct::checkCollision	4.507s					0s		0s	
🗉 FireObje	ct::ProcessFireCollisionsRange	3.444s					0s		0s	
🗄 🔨 Fire(Object::FireCollisionCallback← Parallel	3.025s					0s		0s	
🗄 🔨 Fire(Object::EmitterCollisionCheck← FireOl	0.419s					0s		0s	
⊞ std::basic	ifstream <char,struct std::char_traits<<="" td=""><td>3.359s</td><td></td><td></td><td></td><td></td><td>0s</td><td></td><td>0s</td></char,struct>	3.359s					0s		0s	
	vice::Present	2.335s					0.671s		0s	

View Profiling Results on Your Source Code

- Once you find the time-consuming functions, the next step is to figure out what part of each function needs improvement. Double-clicking the hotspot list takes you directly to the source, showing the hottest spot in the function.
- Intel® VTune[™] Amplifier supports most native compilers that follow industry standards, such as C, C++, and Fortran.

Source Assembly						
		CPU Time: Total	«			
Source Line	Source	Effective Time by Utilization	Spin	Overhead		
		🔲 Idle 📕 Poor 📒 Ok 📕 Ideal 📘 Over	Time	Time		
1,456	<pre>for(u32 j = rangeBegin; j < range</pre>	0.5% 🚺	0.0%	0.0%		
1,457	{	0.0%	0.0%	0.0%		
1,458	FireObject *pfo = m_pFireObje	0.4 % 🚺	0.0%	0.0%		
1,459	if(checkCollision(ttp, ttpp,	5.4%	0.0%	0.0%		
1,460	{	0.0%	0.0%	0.0%		
1,461	<pre>// if it passes this test</pre>	0.0%	0.0%	0.0%		

Analyze Faster with Highlighted Tuning Opportunities

 Event-based sampling uses the hardware performance monitoring unit (PMU) built into Intel® processors. PMU events can find specific tuning opportunities fast—like backend stalls or cache misses—highlighting them to facilitate easier analysis and optimization.

Grouping:	Puping: Function / Call Stack							
		*			Unfilled Pipeline Slots (Stalls)			
Function / Call Stack		Clockticks 🔻	Instructions Retired	CPI Rate	≫ Back-end Bound	Front-end Bound		
	ct::checkCollision	16,639,342,359	9,528,342,771	1.746				
🗆 FireObje	ct::ProcessFireCollisionsRange	7,789,603,182	6,154,123,581	1.266				
🗆 🔨 Fire	Object::FireCollisionCallback	5,696,103,361	A significant proportion of pipeline slots are remaining en					
	arallelForBody::operator()← [TBB	5,692,521,630	containing useful	work to	be retired per o	ycle than the machin		
∃ ⊼ []	BB parallel_for on class ParallelF	3,581,731	operations can cause this, as can too many operation can support).					
•	Selected 1 row(s):	16,639,342,359 ∢ Ⅲ	Threshold: (((1	-((ID	Q_UOPS_NOT_D	ELIVERED.CORE + L		

Linux Perf



GPTL with PAPI

- •用户使用GPTL插题 据
 - GPTL负责调用PA
 - GPTL负责调用PN
 - 一次GPTLstart与(
- Usage of GPTL
 - 手动插装代码段
 - 代码调用GPT
 - 编译器插装函数
 - GCC选项 -fin
 - 函数头泳 插装
 - -g与-rdynamic Total calls
- Total recursive calls = 0
 - 允许GPT
 - 否则GPT
 - static inli

PAPI event multiplexing was OFF Description of printed events (PAPI and derived): GPTL_IPC: Instructions per cycle Instr completed

PAPI events enabled (including those required for derived events): PAPI TOT INS PAPI_TOT_CYC

Underlying timing routine was gettimeofday.

Per-call utr overhead est: 1.65e-06 sec.

Per-call PAPI overhead est: 3.4e-07 sec.

If overhead stats are printed, roughly half the estimated number is

embedded in the wallclock stats for each timer.

Print method was most frequent.

If a '%_of' field is present, it is w.r.t. the first timer for thread 0.

If a 'e6 per sec' field is present, it is in millions of PAPI counts per sec.

A '*' in column 1 below means the timer had multiple parents, though the values printed are for all calls. Further down the listing is more detailed information about multiple parents. Look for 'Multiple parent info'

Stats for thread 0:

main do v

	Called	Recurse	Wallclock	max	min	IPC	TOT_INS	e6_/_sec
	1	-	2.000	2.000	2.000	2.81e-01	18060	0.01
ork	1	-	2.000	2.000	2.000	2.61e-01	12547	0.01
	1	-	1.000	1.000	1.000	3.01e-01	4958	0.00
В	2	-	2.000	1.000	1.000	1.09e-01	2812	0.00
	1		0.000	0.000	0.000	7.77e-01	488	244.00

Multiple parent info (if any) for thread 0: Columns are count and name for the listed child Rows are each parent, with their common child being the last entry, which is indented Count next to each parent is the number of times it called the child Count next to child is total number of times it was called by the listed parents 1 A 1 do_work

2 B

mpiP

- mpiP is a lightweight profiling library for MPI applications
 - Low ovehead
 - Only collects statistical information about MPI functions
 - All the information captured by mpiP is task-local. It only uses communication during report generation, typically at the end of the experiment, to merge results from all of the tasks into one output file
 - Scalability
 - A variety of C/C++/Fortran applications from 2 to 262144 processes
 - Easy to use
 - Introduce mpiP and related libraries during Link stage
 - Work well with dispatcher

Intel Trace Analyzer and Collector



https://software.intel.com/en-us/trace-analyzer https://software.intel.com/en-us/articles/intel-parallel-studio-xe-analysistools-on-clusters-with-slurm-srun

Intel Trace Analyzer and Collector

Summary: monte_carlo_openmp.single.stf

Total time: 1.41 sec. Resources: 4 processes, 1 node.

Continue >

Ratio

Top MPI functions

This section represents a ratio of all MPI calls to the rest of your code in This section lists the most active MPI functions from all MPI calls in the application. the application.



0.218 sec (15.5 %)
0.00138 sec (0.098 %)
3e-06 sec (0.000213 %)
0 sec (0 %)

Where to start with analysis

For deep analysis of the MPI-bound application click "Continue >" to open the tracefile View and leverage the Intel® Trace Analyzer functionality:

- Performance Assistant - to identify possible performance problems

- Imbalance Diagram - for detailed imbalance overview

- Tagging/Filtering - for thorough customizable analysis

To optimize node-level performance use:

Intel® VTune™ Amplifier XE for:

- algorithmic level tuning with hotspots and threading efficiency analysis

- microarchitecture level tuning with general exploration and bandwidth analysis Intel® Advisor XE for:

- vectorization optimization and thread prototyping.

Use the following command lines to run these tools for the most CPU-bound rank. Intel® VTune™ Amplifier XE:

mpiexec.hydra -gtool "amplxe-cl -collect hotspots -r result:3" -n 4
./monte_carlo_openmp

Intel[®] Advisor XE:

mpiexec.hydra -gtool "advixe-cl -collect survey:3" -n 4
./monte_carlo_openmp

Show Summary Page when opening a tracefile

TAU

TAU Performance System Architecture



Intel Application Performance Snapshot



https://software.intel.com/en-us/node/836966



- 1. Motivation
- 2. Performance Analysis of Parallel Programs
- **3. Performance Modeling of Parallel Programs**

Simple definition

 Performance modelling is the process of simulating various user and system loads against varying system configurations by using a mathematical approximation of how the model works. This is typically much cheaper than performance testing and can produce very accurate results.

http://www.testingperformance.org/definitions/what-is-performancemodelling

Why we need performance mo

- Evaluate effectiveness of a computing platform to solve a particular problem
 - Predict resources and costs to solve a particular problem instance
 - Runtime prediction for different input-size
 - Predict time when scaling a problem
 - Help identify bottlenecks for hardware
- Makes programmers **think** about the **structured performance profile** of an application or platform
 - Find performance bugs and assess upper and lower bounds of code optimizations
 - Scalability bug detection
- Build a surrogate model in automated performance tuning
 - Performance modeling as part of a software engineering discipline in HPC

Performance Modeling is Performance analysis v2.0





MODEL SELECTION AND MULTIMODEL INFERENCE A Practical Information-Theoretic Approach second edition kenneth P. Burnham + David R. Anderson





Burnham, Anderson: "A model is a simplification or approximation of reality and hence will not reflect all of reality. ... Box noted that "all models are wrong, but some are useful." While a model can never be "truth," a model might be ranked from very useful, to useful, to somewhat useful to, finally, essentially useless."

Classification of performance

- Capability Model
 - Roofline model (Prof. Zhang chensong)
 - Parallel performance model (communication side)
 - Architecture-oriented model
- Application performance model
 - Analytical Model
 - Empirical model
 - Automated performance modelling

Parallel Performance Model

Latency/Bandwidth model for Parallelism

- Transfer time T(s)=a+bs
 - a = startup time (latency)
 - b = cost per byte(bandwidth=1/b)
- As s increases, bandwidth approaches 1/b
- Often assuming no pipeline (new messages can only be issued from a process after all arrived)



Parallel Performance Model

LogP Model to model pipeline, computation/communication overlap and endpoint congestion/overhead

- Four parameters of model
 - L: an upper bound on the latency or delay
 - o: the overhead defined as the length of time that a processor is engaged in the transmission or reception of each message
 - g: the gap defined as the minimum time interval between consecutive message transmissions or consecutive message receptions at a processor (1/b in L/B model)
 - P: the number of level processors/memory modules
- Transmitting n messages T(n)=L+(n-1)*max(g,o)+2o
- Concerns
 - Bulk message? -> LogGP
 - Complex to use



Architecture-oriented model

SW26010 Many-core Processor

- 4 core groups (CG) in socket and each CG consists of Threads a MPE and 64 CPEs
- Each CPE has 64KB LDM (local data mem.)
- Shared memory for socket
- 128b Register communication Main among same column or same Memory row



Architecture-oriented model

1. Memory access transaction analysis:



- Two Kinds Memory Requests: DMA, Gload
 - DMA Requests' MR from 1Byte to LDM
 - Gload Requests' MR from 1Byte to 32Bytes
 - Gload Requests and small granularity DMA access waste more Bandwidth
Architecture-oriented model

CPEs	256B	4096B
1	1.3	8.1
2	2.3	13.7
4	4.5	21.7
8	8.8	21.7
16	16.2	21.7
32	25.5	26.7
64	27.2	27.1



- 16 CPEs are connected to a memory bus
- Four buses are merged into one bus and to the MC
- Designed BW is 32GB/s, designed sub bus BW is 25.6GB/s
- Default layout use one sub bus until all the CPEs on this bus is active

Architecture-oriented model

2. Overlap analysis



MRT Latency refers to memory access time for CPE MRP is usually 4.

Architecture-oriented model



Architecture-oriented mode

Intel Xeon Phi KNL NVIDIA GPGPU Intel x86-64

2015 IEEE International Symposium on Workload Characterization

Quantifying the Performance Impact of Memory Latency and Bandwidth for Big Data Workloads

Russell Clapp Intel Corporation Hillsboro, Oregon Martin Dimitrov Intel Corporation Chandler, Arizona Karthik Kumar Intel Corporation Chandler, Arizona Vish Viswanathan Intel Corporation Hillsboro, Oregon Thomas Willhalm Intel Gmbh Walldorf, Germany

{Russell.M.Clapp, Martin.P.Dimitrov, Karthik.Kumar, Vish.Viswanathan, Thomas.Willhalm}@intel.com

Abstract— In recent years, DRAM technology improvements have scaled at a much slower pace than processors. While server processor core counts grow from 33% to 50% on a yearly cadence, DDR 3/4 memory channel bandwidth has grown at a slower rate, and memory latency has remained relatively flat for some time. Combined with new computing paradigms such as big data analytics, which involves analyzing massive volumes of data in real time, there is a trend of increasing pressure on the memory can be determined using performance counter data from real systems. Further, we use these components and the measured data to classify about a dozen workloads based on their inherent bandwidth demand and latency sensitivity, including big data workloads that utilize both structured and unstructured data. This classification enables us to create synthetic component values for the performance equations for each workload clus 星期二

Classification of performance

- Capability Model
 - Roofline model (Prof. Zhang chensong)
 - Parallel performance model (communication side)
 - Architecture-oriented model
- Application performance model
 - Analytical Model
 - Empirical model
 - Automated performance modelling

Application Performance Mod



第三步:设计实验、量测性能、拟合模型参数

Application Performance Mod



Application Performance Mod





从top-down到bottom-up的自动性能建模





 $T_{app} = T_{comp} + BF_{comm} * T_{comm} + T_{others}$



<u>https://safari.ethz.ch/architecture/fall2017/lib/exe/fetch.php?media=quantifying_the_p</u> <u>erformance_impact_of_memory_latency_and_bandwidth_for_big_data_workloads.pdf</u>



Intel(R) Xeon(R) CPU E5-2680 v3		
#inst	INSTRETIRED.ANY_PS	
#uops	MEM_LOAD_UOPS_RETIRED.L1_HIT_PS	
	MEM_LOAD_UOPS_RETIRED.L2_HIT_PS	
	MEM_LOAD_UOPS_RETIRED.L3_HIT_PS	
	MEM_UOPS_RETIRED.ALL_LOADS_PS	
	MEM_UOPS_RETIRED.ALL_STORES_PS	
#stall	RESOURCE_STALLS.LB RESOURCE_STALLS.ST	

硬件计数器事件

		SW26010		
CPE	#inst	penv_slave0_inst_count penv_slave_ipc		
	#uops	penv_slave2_gld_count		
		penv_slave2_dma_count		
	#stall	<pre>penv_slave_cycle_access_ratio_count</pre>		
MPE	#inst	penv_retire_inst_count		
	#uops	penv_memory_access_count penv_dcache_miss_ratio_count penv_scache_miss_count penv_scache_access_count		

Type	Intel Skylakex(x86)	Huawei Kunpeng 920(ARMv8.2) $$
运行时间类	CPU_CLK_UNHALTED.THREAD_P	CPU_CYCLES
程序指令类	INST_RETIRED.ANY_P	INST_RETIRED
	RESOURCE_STALLS.ANY	MEM_STALL_ANYLOAD
	RESOURCE_STALLS.SB	MEM_STALL_ANYSTORE
流水线类	RESOURCE_STALLS.SB	MEM_STALL_ANYSTORE
	CYCLE_ACTIVITY.STALLS_L1D_MISS	MEM_STALL_L1MISS
	CYCLE_ACTIVITY.STALLS_L2_MISS	MEM_STALL_L2MISS

表 1: 计算核心的性能采集



采样机制是否可以开展性能建模?

T_{app} > 500ms 硬件计数器采样结果具有较高的准确度





如何选取关键计算核心?

*1 distilled		-			LOG		· · · · · · · · · · · · · · · · · · ·
买1、时间占比大的必数		Func	ker	nonk	LOCs	Lker	size
	CICE	109	7	2	75,000	-	$116 \cdot 100$
老2、时间上比不减小							$384 \cdot 320$
	HOMME	210	11	6	113,095	-	$32 \cdot 32 \cdot 6 \cdot 128$
+ 2 + 111 + 2							$256\cdot 256\cdot 6\cdot 128$
类3℃类IU类2	EP	5	3	0	359	12	2^{28}
		C	Ŭ	Ŭ			$-\frac{-}{2}$
	MG	16	5	1	2 568	98	2 256 · 256 · 256 · 4
	IVIO	10	5	1	2,500	90	$512 \cdot 512 \cdot 512 \cdot 20$
	FT	10	5	2	2.034	20	$912 \cdot 912 \cdot 912 \cdot 20$ $956 \cdot 956 \cdot 198 \cdot 6$
模型准确度一致情况	ГІ	10	5	2	2,034	39	$250 \cdot 250 \cdot 128 \cdot 0$
下 浓沥呈石拱刑占	CD	15	~	1	1.002	220	$512 \cdot 250 \cdot 250 \cdot 20$
1、资源于问得至 1	SP	15	5	1	4,902	229	$64 \cdot 64 \cdot 64 \cdot 400$
更细粒度(循环级)							$102 \cdot 102 \cdot 102 \cdot 400$
	LU	11	6	2	5,957	165	$64 \cdot 64 \cdot 64 \cdot 250$
建模方法相比,可以							$102\cdot 102\cdot 102\cdot 250$
路任世林工站	BT	14	8	2	9,162	211	$64 \cdot 64 \cdot 64 \cdot 200$
「1111) 建保71 钥0							$102\cdot 102\cdot 102\cdot 200$
	CG	3	6	1	1,901	30	$14,000\cdot 15$
							$75,000\cdot75$
							· · · ·



- Performance analysis is critical to efficient and effective computing (know knows and unknowns, unknown unknowns)
 - Complexities of computing systems and parallel programs
 - Performance interference makes things harder
 - Fundamental of performance engineering
 - Focus on experiment design, performance data collection, and analysis methods
- Performance modeling is performance analysis v2.0
 - Increasingly important
 - Necessary to algorithm/program design, performance portability and hardware design
 - Hybrid analytical and empirical models for parallel applications based on capability models

Recommended paper



Scientific benchmarking of parallel computing systems: twelve ways to tell the masses when reporting performance results

<u>_</u>

T. Hoefler, Roberto Belli

Open in: 👗 🏷 🚳

2015, SC15: International Conference for High Performance ... Computing, Networking, Storage and Analysis

184 Citations

Save

Measuring and reporting performance of parallel computers constitutes the basis for scientific advancement of highperformance computing (HPC). Most scientific reports show performance improvements of new techniques and are thus obliged to ensure reproducibility or at least interpretability. Our investigation of a stratified sample of 120 papers across three top conferences in the field shows that the state of the practice is lacking. For example, it is often unclear if reported improvements are deterministic or observed by chance. In addition to distilling best practices from existing work, we propose statistically sound analysis and reporting techniques and simple guidelines for experimental design in parallel computing and codify them in a portable benchmarking library. We aim to improve the standards of reporting research results and initiate a discussion in the HPC field. A wide adoption of our minimal set of rules will lead to better interpretability of performance results and improve the scientific culture in HPC.

<u>Video: Scientific Benchmarking of Parallel</u> <u>Computing Systems - insideHPC</u>

Thanks!



清华大学计算机系 xuewei@tsinghua.edu.cn